Abstract-We demonstrate a fully integrated system-onchip (SoC) optimized for insect-scale flapping-wing pico-aerial vehicles. The SoC is able to meet the stringent weight, power, and real-time performance demands of autonomous flight for a bee-sized robot. The entire integrated system with embedded voltage regulation, data conversion, clock generation, as well as both general-purpose and accelerated computing units, weighs less than 3 mg after die thinning. It is self-contained and can be powered directly off of a lithium battery. Measured results show open-loop wing flapping controlled by the SoC and improved energy efficiency through the use of hardware acceleration and supply resilience through the use of adaptive clocking.
I. INTRODUCTION

R
ECENT successful demonstrations [1] of unmanned aerial vehicle technology have fueled increasing interest in micro-aerial vehicles. These systems are envisioned for various applications, including reconnaissance, hazardous environment exploration, and search and rescue. Taking the pursuit of miniaturization to the next level, researchers are now working on "pico-aerial" vehicles (PAVs) that have a maximum takeoff mass of 500 mg or less and a maximum dimension of 5 cm or less [2] . One such prototype PAV is an insect-scale flapping-wing robot called the RoboBee, currently being developed at Harvard University. Recent demonstration of the RoboBee achieved controlled flight-hovering and maneuvering along three axes [1] , but it was carried out using an external motion capture system, a bench-top highvoltage amplifier to energize piezoelectric (PZT) actuators that flap its wings, and a desktop computer for computation. The ultimate goal of autonomous flight requires converting these external test equipment into customized components within the robot's tight payload budget. Toward this end, we have developed a battery-powered multi-chip system optimized for insect-scale flapping wing robots [3] consisting of an energyefficient system-on-chip (SoC) and a lightweight high-voltage power electronics unit (PEU) chip. This paper focuses the design of the SoC that acts like the central "brain" for the micro-robot to process sensor data in real time and coordinate wing flapping motions via control pulses to the actuators. Since the total payload the RoboBee can carry is approximately 120 mg, weight becomes the central design constraint in our SoC design, and perhaps one of the most challenging. In PAV applications, other design metrics, such as performance and power, can be translated into weight. For example, autonomous aerial vehicles must perform certain amounts of computation within a real-time deadline to sustain stable closed-loop flight, and this minimum performance requirement will dictate the minimum power required. The higher the power consumption, the larger battery capacity required to sustain a fixed flight time. Therefore, higher performance and higher power invariably translate into a heavier battery that consumes a larger fraction of the limited PAV weight budget. After surveying currently available battery technologies and low power micro-processor solution space, we concluded that a general-purpose computing model is insufficient to deliver the power/performance demanded by the RoboBee, and specialized digital computation is needed.
We have adopted several techniques to significantly reduce the total weight of the system: a fully integrated voltage regulator (IVR) is implemented [4] , avoiding the additional weight of an external voltage regulator module (VRM) and its associated discrete passive components; application specific hardware acceleration is used to reduce dynamic power and boost real-time performance [3] , and supply noise resilient adaptive clocking scheme makes use of fully integrated clock generators and avoids external crystal oscillators [5] .
The silicon prototype we developed not only fulfills the functionalities required by the RoboBee system, but can also serves as a general single-chip digital control solution for other PAV platforms.
Similar fully or highly integrated customized SoC approaches for targeted applications have been employed to meet the performance demands and satisfy extremely stringent power and form factor constraints. Examples can be found in contact-lens glucose monitoring [6] , intraocular epirentinal prosthesis [7] , energy-autonomous sensor node [8] , ECG-based arrhythmia monitoring [9] , and implantable seizure control device [10] . In these systems, power saving and size reduction are achieved via monolithic system integration of functionalities, including energy harvesting/power conversion, clock generation, and data conversion. Among the first attempts of an integrated solution for autonomous PAV applications, our SoC has incorporated similar integration strategies shared by these previous projects.
This paper is organized as follows. A brief overview of the RoboBee system architecture and an introduction of the unique design considerations in the PAV SoC are presented in Section II. We then describe the detailed circuit implementation in Section III. Finally, Section IV summarizes the measurement results from the fabricated chip in a 40-nm CMOS process.
II. ROBOBEE SYSTEM ARCHITECTURE
Despite its potential, miniaturization of autonomous aerial vehicles presents unique technological challenges. The most prominent one is how to design the electronic system that embodies all of the essential components, including power storage and conversion, wing actuation, vision sensing and processing, and autonomous flight control, within the size and weight limit of the pico-robot. In this section, we first give an overview of the RoboBee system and then derive the design considerations and performance specifications associated with its central digital controller.
A. RoboBee Overview
The RoboBee system was conceived as a technology exploration to alleviate the global crisis of declining pollinator populations. This biologically inspired pico-robot has similar size to a honey bee. Pictured in Fig. 1 , the mechanical body of the RoboBee weighs less than 120 mg and can generate lift forces on the same order by wing flapping. It is ordersof-magnitude smaller than any previous autonomous flying robots, such as the nano-hummingbird [11] .
RoboBee's wing motion is enabled by energizing the PZT bimorphs with sinusoidal waveforms near its resonance. A dual-actuator design can independently drive each wing. These actuators have higher power density and more robust mechanical performance compared with other competing options [12] . Equipped with the independently controlled dualactuator wings, RoboBee enjoys three-rotational degrees of freedom in its aerial maneuvers. Fig. 2 shows the drive signals needed to achieve three degrees of freedom flight: roll torque is generated by asymmetric amplitudes in the two wings to induce differential thrust force; pitch torque by asymmetric offsets in the drive sinusoid waveforms to move the mean stroke angle, thus mimicking the method observed in fruit flies; yaw torque by modulating stroke velocity with distorted sinusoid waveforms to induce an imbalanced drag force per stroke cycle.
It is important to note that the RoboBee project is highly exploratory and involves many moving pieces at the same time. Therefore, our iterative design process is mainly guided by qualitative principles with a few first-order quantitative analysis. The design process starts with the mechanical structure. Once the RoboBee mechanical body design stabilizes, we are able to deduce the maximum payload, which in our case is 120 mg. Then, we estimate the non-battery payload in the RoboBee system, and as illustrated in Table I , our estimate highlights how the weight constraint becomes the central design consideration. It is clear that using off-the-shelf discrete components for each of the functional component would overwhelm the total payload of 120 mg, and on-chip integration of the electronic system that facilitates the full operation of RoboBee is imperative. In our design, we adopt a multi-chip strategy that consists of an SoC, optly named the BrainSoC, and a PEU with a separate power IC fabricated in high-voltage process. With the multi-chip integration, we are able to bring down the total weight of the payload to 104 mg, and with die thinning, an additional 20.25-mg weight can be shaved off, leaving the remaining 36.25 mg of the payload budget for battery.
Integrating lightweight high-energy-density battery onboard the RoboBee is still active research, because existing offthe-shelf battery technology cannot meet the weight and energy density requirements simultaneously. On the one hand, lithium-ion polymer battery has high energy density (360∼875 mJ/mg) yet high minimum weight (>500 mg), and on the other hand, solid-state battery has low minimum weight (<20 mg) yet low energy density (10∼36 mJ/mg) [20] . To decouple the development of the BrainSoC and the battery, we set a target energy density around 150 mJ/mg as a goal for our battery team, and use it as a guideline for setting the power budget and estimating the flight time. For example, given a fixed battery of 36.25 mg, if the RoboBee system consumes 100 mW on average, it can sustain flight for 54.4 s.
B. Actuator Driver
The PEU takes a 3.7-V battery voltage and generates 200-300-V sinusoidal signals to drive the PZT actuators at 80-120 Hz to match the mechanical resonant frequency of the wing structure. The top and bottom layers of the PZT actuator require 180°out of phase drive signals to produce maximum oscillatory behavior. The PEU [21] adopts a twostage design, as shown in Fig. 3 . The first stage is an off-chip tapped-inductor boost converter using discrete components to generate a 200-300-V high-voltage supply VDDH. The second stage, implemented via a 3.75-mg power integrated circuit chip, comprises two high-voltage half-bridge driver channels that operate off of VDDH, connecting to the middle node of the PZT actuators. Each linear drive circuit is controlled via pulse-frequency-modulation (PFM) pulses to produce sinusoidal drive signals [21] , [22] . The PFM pulses are generated by a dedicated actuator control accelerator in the BrainSoC, leveraging the abundance of digital logic and an embedded analog-to-digital converter (ADC).
C. Autonomous Flight Workload
In its most basic form, the required computational workload consists of four tasks that must complete within strict real-time constraints to sustain stable flight of the RoboBee. 1) Image Processing: Raw images are acquired from a specialized low power vision sensor [19] one pixel at a time and then are fed to an image processing pipeline consisting of convolution filter and optical flow. The first stage of the image processing uses convolution filter for noise removal and edge sharpening, and the second stage optical flow algorithm is able to estimate velocity and extrapolate the robot position based on velocity. 2) Rotation Estimation: An inertial measurement unit (IMU) supplements the vision sensor for rotation estimation with low-pass filtered gyroscope readings. 3) Body Control: The flight control algorithm relies on an adaptive proportional-integral derivative (PID) controller. It takes the position and rotation information from the sensors to determine the action needed to stabilize and move the robot. 4) Actuator Control: To perform agile maneuvers along all three rotational axes, the pitch, roll, and yaw calculated by the control algorithm must be translated into corresponding PFM pulse drive signals to actuate the wings. Fig. 4(a) shows the interactions between these workloads and the sequence of processing. The real-time requirements are also highlighted. Image processing occurs at 100 frame/s and its speed is limited by both the computing capacity of the BrainSoC, which has to run the image processing algorithms in real time, and the maximum I/O bandwidth of the vision sensor, which sends out the image at a maximum rate of 1 pixel/µs. The maximum image resolution supported by the vision sensor is 128 × 128, and we vary the resolution settings from 16 × 16 to 64 × 64 in our experiment. Previous work [23] indicated that limited test results can be obtained at resolution as low as 1 × 32 in artificial laboratory environment with high color contrasts. The IMU is polled by the BrainSoC at 2000 read/s via its inter-integrated circuit (I2C) interface. The body control feedback loop runs at a loop frequency of 1500 Hz to ensure stable and yet responsive closedloop flight control. Finally, the actuator control accelerator is activated every 1 ms with an updated set of pitch, roll, and yaw parameters to generate the desirable PFM pulses using a high-precision 10-MHz oscillator as the timing base. All of the real-time speed parameters listed in Fig. 4 have been identified during the initial flight tests.
D. BrainSoC
The focus of this paper is the design of the 3-mg BrainSoC, which is the central controller of the multi-chip system optimized for the RoboBee [3] and indispensable for achieving the ultimate autonomous flight experiment. To minimize weight and yet be self-contained, the SoC integrates a number of peripheral support circuits to obviate external components other than a battery. As shown in [24] provides an accurate time base for the actuator controller to set the wing-flapping frequency, and it can also serve as the ADC's sampling clock. Both the 10-MHz clock and the ADC subsystem operate off the 1.8-V analog supply.
Once system integration allows us to fit the necessary functional components within the weight budget, the next step is to fulfill the computational requirement of autonomous flight under a fixed battery capacity. To evaluate the computational demand of autonomous flight on the core, we constructed a synthetic autonomous flight workload that represents a flight experiment by combining all of the computations discussed in Section II-C. If we assume that all computation is performed by a general-purpose core, such as ARM Cortex-M0, Fig. 4 (b) presents the aggregate number of cycles needed to run the synthetic flight workload as a percentage of M0 CPU cycles at 200-MHz clock frequency. Image processing and body control clearly dominate the computation. The Cortex M0 core maxes out for an image size of 32×32 pixels. Finer image resolution, higher frame rates, or higher control loop update rates, all of which can improve flight performance, are not possible with M0 as the sole computational core.
Given the nontrivial computational requirements for autonomous flight, our design exploration concluded that a custom SoC with dedicated hardware accelerators provides a viable solution. After carefully analyzing the characteristics of different workloads in need of speedup, we decided to adopt two distinct strategies to design the hardware accelerators: monolithic and composable. Given their fixed and well-defined algorithms, convolution filter, image interpolation optical flow (IIOF), and actuator control accelerators were designed as dedicated monolithic accelerators that are capable of executing the entirety of the associated workloads. In contrast, the body control algorithm easily decomposes into simpler atomic arithmetic functions, such as dot product, matrix multiply, and finite impulse response filters, which can be implemented as a suite of atomic accelerator units in the DSP engine. Since the parameters and the controller structure used in the algorithm require constant adjustments and tweaking, its design is best left flexible. Therefore, we let the M0 orchestrate at the higher level, but then offload atomic arithmetic functions to the DSP engines. The Siskiyou Peak (SKP) core is added as a backup plan in case the accelerators fail to perform. It also provides additional data points for power and performance characterization in comparison between general-purpose cores and accelerators.
Anticipating the need to interface with a multitude of external sensors in a pico-robotic system, we have integrated versatile I/O serial protocol controllers on a peripheral bus, including I2C, serial peripheral interface, and general purpose input/output, as well as utility blocks, such as a programmable four-channel timer and an interrupt controller supporting up to 64 vectored interrupt sources.
III. CIRCUIT IMPLEMENTATION
In this section, we delve into the circuit-level implementation details of the three main parts in the BrainSoC prototype chip: the IVR, the digital computation block, and the clock generators. In each of these blocks, design choices were made to minimize weight, reduce power consumption, and improve system performance and/or reliability.
A. Switched-Capacitor Integrated Voltage Regulator
A DC-DC voltage regulator is necessary to convert the high battery voltage (3.7 V) down and deliver energy to the digital computate blocks in the SoC, and we chose an SCbased converter topology [4] in our design. SC converters are well suited for our application, since they only require capacitors and MOS transistors, thus obviating the need for offchip inductor that consumes weight and area. SC converters typically operate alternately in two phases [25] : in one phase, energy drawn from the input charges the flying capacitor up and flows to the load; in the other phase, energy stored on the capacitor during the previous phase flows to the load. Fig. 6 shows the system block diagram of the SC-IVR. The design cascades two 2-to-1 SC stages to achieve a conversion ratio of 4-to-1. The first stage connects directly to the battery and converts the 3. Cascading two 2-to-1 SC stages offers two main advantages in our design. First, the intermediate output voltage of the first stage V INT at around 1.8 V can work as the supply for the external vision sensor and IMU for RoboBee, and both V INT and V OUT can serve as stacked supplies for the switch drivers in each stage without additional voltage rails. Second, the two-stage topology offers an opportunity to optimize each stage separately. The topologies of the two SC stages are identical, but use different transistor types and sizing. Each SC stage implements a multi-phase topology to reduce voltage ripple. Sixteen modules operate off both edges of eight interleaved clock phases. A multi-phase differential voltage controlled oscillator (VCO) generates the clock edges and operates directly off of the battery to guarantee proper start-up operation. The bias current (I B ) of the VCO is generated by a supply independent biasing circuit [26] in order to reduce the VCO's frequency sensitivity to battery voltage. To ensure a balanced number of modules in operation, pairs of modules operate 180°out-of-phase off of one shared clock phase.
B. Hardware-Accelerated Digital Computation
As briefly described in Section II-D, digital computation in the BrainSoC is performed by a heterogeneous architecture including both general-purpose cores and hardware accelerators. In the digital domain (Fig. 7) , a 32-bit ARM Cortex-M0 core handles general computing needs and is master of the advanced micro-controller bus architecture (AMBA) high-speed bus that connects to various memories and the AMBA peripheral bus. On-chip SRAM memories are organized in banks to save power from reduced memory I/O peripherial circuitry. Four single-port memories, 16 kB each, store instructions and general data structures managed by the core, while dual-port memories provide direct access to both the core and the accelerators for special-purpose data, such as the image from the vision sensor and the waveform lookup table for the actuator controller. While data transfer between the core and the accelerators is enabled by the dual-port memories, control signals for coordination from M0 to the accelerators are passed via memory-mapped registers on the main system bus.
To comprehensively compare the power/energy performance between general-purpose core and hardware accelerator, an Intel SKP processor was incorporated in the BrainSoC as a gated shadow core on the AMBA main bus. The SKP is a 32-bit core optimized for minimal area, power, and configurability and supports a subset of the x86 instruction set and system software model. We implemented it as a five-stage, single-issue, integer pipeline configuration. M0 can transfer over full control of the system to the SKP including the master control of the main bus, allowing us to compare power and performance using different micro-processors.
The overall architecture for the accelerator subsystem is shown in Fig. 7 . Eight dual-port memories are dedicated to hardware accelerators: four 8-kB SRAMs are used as image memories to store the 8-bit pixel values, allowing access to the core and the convolution and IIOF accelerators; three 2-kB SRAMs, each directly connecting to a DSP engine, are used as scratch pad for basic arithmetic function acceleration; and one 2-kB SRAM works with the actuator control accelerator to store a lookup table. Since the image processing algorithms require large bandwidth and frequent data movement, we partition the image memories to interleave convolution and optical flow computations. As fresh pixel data come in from the vision sensor, it is put into an unused partition of one of the image memory banks. Taking advantage of the image processing pipeline, the filled image memory partition is then passed to the convolution filter, and the filtered results are written to a different partition, which becomes the next input to the IIOF accelerator. A programmable switch network implemented as sets of multiplexers is configured at run time to connect the active image memory bank to the corresponding accelerator, be it convolution filter or IIOF, so that the execution of image processing can be pipelined to achieve better performance.
The accelerator designs emulate fixed point with 32-bit integer operation by tracking the decimal point explicitly in software to save power and area. Configurability is built into the accelerators for flexibility. The convolution filter can be programmed via memory mapped registers: the size of the convolution filter can be configured from 4 × 4 to 64 × 64; the filter constants can be reprogrammed on the fly; the filter window can be selected between 3 × 3 and 1 × 1; parts of the image can be discarded; support is built-in to conduct vertical or horizontal convolutions on the image data. The IIOF accelerator is configurable to return a 2-D vector, a vector field, or a set of vectors averaged over the images. It implements Lucas-Kanade algorithm [27] for computing optical flow and it is flexible to only operate on part of the image and has both 1-D and 2-D operation modes. The outputs of the image accelerators (convolution and IIOF), as well as those of the DSP engines, can be accessed by the core during subsequent execution of the body control algorithm. The image processing results are used in the outer loop to control position and latitude, and filter results of the IMU are used in the inner loop to control the attitude of the robot for upright stability [28] .
The convolution filter, the IIOF accelerator, and the DSP engine were developed using the Xilinx Vivado High-Level Synthesis (HLS) tool [29] . Vivado HLS has built-in support to interface with the AMBA protocols and memory mapped registers by using an external finite-state machine controlled by the general purpose core. It is our experience that the performance difference between register-transfer level (RTL) generated by HLS versus hand-coded RTL is relatively small, so we are able to generate high-performing efficient accelerator designs by appropriately tuning the HLS directives from a high-level representation. On the other hand, the actuator control accelerator is generated from hand-coded RTL. The actuator control accelerator implements the digital feedback loop for both stages of the power electronics shown in Fig. 3 . It operates off of the 10-MHz relaxation oscillator, and consists of a sinusoid compute block, a digital comparator, and a pulse generator block. At 100-kHz intervals, the sinusoid compute block calculates a new point on the sinusoid for the PEU to track, and this new point serves as a digital reference for the comparator. Then, the comparison result between this reference and the ADC output updates the pulse frequency of the outputs from the pulse generator block. This accelerator frees the processor from frequent timer interrupts to compute each point on the sinusoid at fixed time intervals, to bring the ADC outputs into the digital comparator, or to explicitly manage I/O pins for interfacing with the power electronics.
C. Digitally Controlled Clock Generator
In order to accommodate the stringent weight budget, we again avoided the use of any external components and exclusively relied on on-chip clock generators for the BrainSoC. In addition to the IVR clock and the 10-MHz clock for precise actuation control of the wing flapping [24] , the system clocks required by the general-purpose computing core, the memory, the bus, the peripheral controllers, and the hardware accelerators are fully generated on-chip. We implemented two identical digitally controlled ring oscillators (DCROs) to enable flexible independent accelerator clock frequency be different from the core clock frequency. We applied an adaptive clocking scheme for the system, since the DCRO is known to experience intrinsic sensitivity to the supply voltage. Advantages of higher performance and more robust supply noise tolerance of the adaptive clocking scheme have been explored in a previous prototype chip [30] , and have proved to be beneficial for systems with integrated voltage regulation where static voltage ripples from switching regulators present large voltage margin requirement for a fixedfrequency clocking scheme [31] . We intentionally built this capability to seperate the accelerator clock from the core clock, because hardware accelerators offer tremendous performance improvements and thus provide opportunities to reduce power by scaling down its clock frequency. Each DCRO, shown in Fig. 8 , implements a variable-length ring oscillator comprised of unit delay cells, programmable via an 8-bit control code. The control code sets the number of delay cells in the oscillator loop, with each unit adding approximately 125-ps delay.
To enable dynamic frequency scaling, the DCRO is designed to allow dynamic reconfiguration at run time via memorymapped registers exposed to user code. Special care has been taken to ensure glitch-free operation, especially at the high-tolow frequency transition, when unknown values in the delay line could inadvertently inject high-frequency signals into the low-frequency delay loop, using the technique of augmenting the delay cell with an explicit enable signal [32] . The default system operating frequency is configured during initial postfabrication testing of the BrainSoC so that the digital logic runs at its maximum operating frequency without incurring timing violation across the prescribed operating voltage range of the output voltage of the IVR by setting the DCRO to a nominal frequency of 220 MHz at 0.8 V.
IV. SYSTEM EVALUATION The BrainSoC chip and a custom PEU make up the multichip system [3] designed to work together with an opticalflow vision sensor and an IMU sensor in the final RoboBee autonomous flight experiments. In this paper, we specifically focus on the BrainSoC chip to evaluate its performance in the context of potential PAV applications. The full assembly of a complete multi-chip system to be mounted on the RoboBee body and the ultimate experimental demonstration of RoboBee's autonomous flight are beyond the scope of this paper and require additional on-going work. Therefore, the results we present in this section is based on measurements from a test board designed for debugging and characterization, and not intended for on-board flight.
The BrainSoC was fabricated in Taiwan Semiconductor Manufacturing Company's 40-nm CMOS technology using its standard digital process. The die photograph of the 2 mm × 3 mm chip is shown in Fig. 9(a) . The table in Fig. 9 (b) provides a summary of the chip features and characteristics.
A. System-Level Functionality
To verify the basic functions, we performed an open-loop wing flapping experiment, where the RoboBee is driven by the PEU to flap its wings with open-loop commands from the BrainSoC. Fig. 10 shows video capture snapshots of the RoboBee wing flapping, where the left wing was kept stationary and the right wing was driven by the PEU. It verifies the coordination between the PEU, the ADC, the actuator control accelerator, and M0 on the BrainSoC. Although M0 alone is sufficient for this type of open-loop wing control, autonomous flight requires closed-loop operation with compute-intensive image processing and feedback control that are not fully captured here.
B. Characterization of IVR
The IVR in the BrainSoC has been exhaustively tested in two modes: open-and closed-loop operation. In open-loop, the output voltage and output power can be tuned by changing the IVR switching frequency, f SW . The first stage switching frequency is set to be 1/4 of that of the second stage. In the closed loop, an internal ring oscillator that clocks the IVR runs at its maximum frequency and the feedback loop implements single-bound control [33] to adjust the effective switching frequencies at both stages to regulate the output. Fig. 11 shows how the output voltage changes with the load current at different V BAT values when the converter Fig. 11 .
Open-loop operation across V BAT with 160-MHz switching frequency.
is operating in the open-loop mode at a peak switching frequency of 160 MHz. Output voltage decreases as load current increases because of the non-zero equivalent output resistance of the converter. The higher the V BAT value is, the higher load current that the converter can deliver at a certain output voltage, because at every switching cycle, more charge can be transferred from input to output during the charge redistribution process at larger V BAT . Fig. 12 summarizes conversion efficiency versus output voltage at different V BAT values. First, conversion efficiency is higher for open-loop operation, due to lower voltage ripple overhead. Second, conversion efficiency peaks at higher outputs when V BAT is higher, since charge redistribution loss and switching loss are both related to the conversion ratio, V OUT /V BAT . Fig. 13 presents the IVR's measured response to 47-mA output load transients using an on-chip load generator circuit with a rise and fall time of roughly 100 ps. As seen in Fig. 13(a) , when the IVR runs in open loop with maximum f SW , a 3-50-mA load step causes V OUT to drop by 155 mV. When running in closed loop with the nominal output voltage set to 750 mV, however, the control loop reacts quickly and the voltage droop caused by the load current step is much smaller. The zoomed-in scope capture in Fig. 13 shows that the ∼60-mV droop is mostly due to the larger steady-state voltage ripple caused by higher output power.
C. Characterization of Hardware Accelerators
Next, we are interested in fully characterizing the power and energy efficiency of the hardware accelerators. Leakage current is quite significant in our design because of the high performance process chosen for fabrication. Although the BrainSoC is able to meet its power budget despite the leakage, we think further improvement is possible by moving to a low-leakage process and employing power gating techniques. We are unable to accurately measure the leakage contribution from different computational blocks, because they share the same power domain. A full treatment of leakage evaluation is left for a future version of the SoC that implements separate power-gated voltage domains. Instead, in this paper, we focus on evaluating the dynamic power/energy efficiency. By comparing the ratio of dynamic energy between different designs, which is independent of the process leakage, we are able to derive an orthogonal performance measure to evaluate the digital implementation. Therefore, we subtract leakage from the total power by sweeping the operating frequency and extrapolating the leakage power that is insensitive to operating frequency.
Performance of the general-purpose cores is assessed by running micro-benchmarks that are constructed by emulating the same fixed-function computations carried out by the hardware accelerators. Due to the simplicity of the M0's in-order three-stage pipeline architecture, we find that its dynamic power is not a strong function of the workload, hence the overlapping linear lines in Fig. 14 showing the same amount of power consumed by M0 while running DSP functions, convolution filter, and IIOF. The same is true for the in-order SKP core.
The use of a separate accelerator clock and block-level clock gating allows us to independently control the operating frequency of each accelerator. Comparing the dynamic power in Fig. 14, we can see accelerators consume less dynamic power across the board than M0 executing the same functions in software. Simpler DSP functions have steeper power reduction of 6.6×, while complex image processing algorithms achieve 2.9× and 2.7× power reduction, respectively, for convolution and IIOF. Being a more complex design, the SKP consumes 1.6× higher dynamic power across the micro-benchmarks, as compared with M0.
However, dynamic power reduction does not fully capture the benefits of incorporating hardware accelerators, because significant computational speedup is possible through hardware acceleration. To account for both the reduction in power and execution time, we plot the dynamic energy for comparison between the software-only method of running the workload on M0 (or SKP) and versus hardware acceleration. As shown in Fig. 15 , the atomic arithmetic functions in the DSP engine yield 10× energy improvements, whereas the monolithic implementation style of the convolution filter and IIOF accelerators offers over two orders of magnitude improvement, as shown in Fig. 16 . This is true for comparisons with both M0 and the SKP. These measured results unequivocally confirm the computation efficiency advantages of monolithic hardware accelerators. Differences do emerge among the workloads, when comparing the improvement between the two general-purpose cores. For example, due to the existence of an optimized hardware multiplier, the SKP outspeeds our HLS-generated DSP engine on performing dot-product operations in Fig. 15(b) .
Compared with the monolithic accelerators, the improvement from accelerating the body control algorithm is more modest and nuanced. Since it is difficult to implement monolithically due to its ephemeral nature, we chose to accelerate the body control algorithm by composing the atomic functions in the DSP engine. This method, while gaining more than 2× energy improvement over M0, does not compete well against the SKP, as indicated in Fig. 16 . It suggests that a composable approach may not fully exploit the energy efficiency gain of specialization when the overhead is considered. Such overhead is caused by the additional data movement operations to offload the computation from M0 to the DSP engine, which can only access its own DSP memory space. Figs. 17 and 18 show how the energy consumption scales with varying pixel resolutions for the two imaging processing algorithms.
In summary, our power and energy characterization of hardware accelerators concludes that the monolithic image processing accelerators in the BrainSoC are necessary to achieve the computational efficiency required by the RobeBee, whereas the composable accelerators may be outperformed by a general-purpose core with a dedicated hardware multiplier, such as the SKP.
D. System-Level Performance and Power
The synthetic autonomous flight workload as shown in Fig. 4 is used to characterize the system performance and power. The typical image resolution is assumed to be 32 × 32. All characterization performed in this section assume that a single system clock frequency is shared by all active computational blocks excluding the actuator control accelerator, which uses a derived clock from the 10-MHz relaxation oscillator.
First, we utilize Shmoo chart to illustrate the BrainSoC's maximum operating frequency across different supply voltages and to demonstrate the beneficial effect of adaptive clocking. In the Shmoo test, we only check for functional correctness by running the entire synthetic flight workload sequentially on M0, which does not intend to meet the real-time image processing requirements at the same time. Fig. 19 compares the Shmoo charts of the BrainSoC with and without adaptive clocking. Each Shmoo chart is generated by running the synthetic workload at the specified supply voltage and operating frequency condition repeatedly 20 times and recording the number of successful executions of the entire workload. The status (success or failure) of every execution is determined by observing the existence of the correct external I/O signaling and probing the indicator values saved in the internal memory. In Fig. 19 , the color map represents the number of successful executions out of the total 20 runs. It clearly shows that adaptive clocking offers higher operating frequency at any given supply voltage.
Next, executing the synthetic workload with and without accelerators highlights the advantages of hardware acceleration. In these measurements, evocation of all the tasks involved in the synthetic flight workload is achieved by setting up the appropriate timer-triggered interrupts according to the real-time requirements listed in Fig. 4 . We fix the frame rate at 100 frame/s, the image size at 32 × 32, the IMU access rate at 2000 read/s, and the update rate at the actuator controller at 1000 calculation/s. Then, we sweep the feedback loop frequency of the body control algorithm. In the M0-only case, these tasks have to be time-interleaved, because M0 is the sole central computing resources; while in the accelerator-assisted case, multiple computational blocks are running in parallel. Not surprisingly, higher system clock frequency is needed to sustain faster control loop feedback. Fig. 20 shows the system clock frequency versus control loop frequency. To achieve the 1500-Hz minimum loop frequency limit for RoboBee flight stability, an M0-only system would have to run at 190 MHz, whereas a modest 60-MHz system clock is sufficient for an accelerator-assisted system, as the most intensive workload can now be offload to the hardware accelerators, relieving the general-purpose core of the heavy duty computations. Finally, Fig. 21 shows the resulting power consumption of the BrainSoC under different voltage scaling scenarios. Reducing clock frequency down to 60 MHz with accelerators allows more aggressive voltage scaling, bringing the BrainSoC's digital power from 24.8 mW at 0.84 V to 4.2 mW at 0.63 V. In addition to the quadratic reduction in dynamic power, leakage current reduces from 17.2 mA at 0.84 V down to 5.2 mA at 0.63 V. Using the IVR to power the SoC increases the overall power due to IVR losses and we also have to account for more degradation in the IVR conversion efficiency when regulating at lower voltage levels. However, this higher power cost is offset by the reduction in weight enabled by the IVR, and we are able to bring down the BrainSoC's total power consumption to a fraction of the 100-mW power budget. The approximately 15-mg weight reduction enabled by the IVR according to Table I can translate to 2250-mJ additional battery capacity, which, in turn, boosts up the power budget by 41.4 mW for a target flight time of 54.4 s. This more than accounts for the poorer IVR conversion efficiency (60%∼70%) as compared with that of off-the-shelf VRM [17] (90%) when the IVR load is less than 100 mW as set by the target RoboBee power budget.
V. CONCLUSION
A fully integrated BrainSoC that embeds on-chip voltage regulation, clock generation, and analog-to-digital conversion has been designed, fabricated, tested, and evaluated. This BrainSoC is part of a multi-chip system optimized for autonomous insect-scale PAVs. It has been demonstrated to perform open-loop wing flapping control, coordinated with the PEU. A combination of different design techniques has been incorporated in the BrainSoC to meet the stringent weight and power budget and satisfy the real-time demand of autonomous flight experiment, including hardware acceleration for higher performance and better energy efficiency, adaptive clocking for improved supply noise resilience, and voltage frequency scaling and clock gating for lower power consumption. We believe that the SoC approach of building a highly compact and capable pico-robotic computing platform demonstrated in this paper has the potential to be applied to a wide range of diverse weight/size constraint embedded applications and paves the ways toward future transformative advancement in robotic technology.
APPENDIX A CLOCK DOMAINS IN BRAINSOC
The BrainSoC contains several different integrated clock generators and a number of separate clock domains. To clarify the clock generation and distribution scheme used in the BrainSoC, we summarize the clock sources in Table II and  the clock domains in Table III . Each clock domain can select its clock source either statically during initial scan chain configuration or dynamically during run-time code execution. Synchronization when crossing the clock domain boundaries is handled in two ways.
Since the image memory and the DSP memory sit between the core/bus clock domain and the respective accelerator clock domains, we leverage the asynchronous operation capability of these dual-port memory IPs to handle cross-domain data accessing. This takes care of the high-bandwidth data movement between the core and the accelerators, and we carefully manage in software to avoid accessing the same memory address from both ports of a memory bank at the same time.
The other type of clock domain crossing happens through the interfaces of the memory mapped registers. In this case, we use a synchronizer circuit to resample the signal by its destination clock.
APPENDIX B BLOCK-LEVEL PERFORMANCE COMPARISON
Due to the diverse blocks integrated on the BrainSoC, a direct side-by-side performance comparison of the entire SoC with previous work delivering the same functionality is challenging. Instead, Table IV summarizes the blocklevel performance compared with the existing published work [32] , [34] - [36] . Since the BrainSoC incorporates multiple custom IP blocks that have been developed in-house, the performance reported here includes results that have been published in our prior work [4] , [24] , as well future work in preparation for publication [37] . The detailed implementation of some of these sub-blocks is outside of the scope of this paper. His current research interests include power integrated circuits, switch-mode power electronics, robotics, and highly integrated electrical mechanical system. Tao Tong (S'10) received the B.E. degree from Tsinghua University, Beijing, China, the M.S. degree from Oregon State University, Corvallis, OR, USA, and the Ph.D. degree from Harvard University, Cambridge, MA, USA.
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